

**Claims after this response:**

1 (Currently Amended). An upconverting circuit comprising:

a clock for defining a sequence of input polyphase cycles;

a polyphase component generator that provides  $2N_p$  polyphase components from an input signal having an in-phase and a quadrature signal at each input polyphase cycle, wherein  $N_p > 2$ , there being  $N_p$  polyphase components corresponding said in-phase signal and  $N_p$  polyphase components corresponding to said quadrature signal;

a memory that stores said polyphase components from at least one polyphase cycle prior to the current polyphase cycle;

a plurality of filters, each filter processing a plurality of said polyphase components stored in said memory to generate a filtered polyphase component corresponding to that filter, wherein in any given input polyphase cycle, at least one of said filters processes a plurality of different polyphase components stored in said memory from a corresponding polyphase cycle; and

a multiplexer that outputs said filtered polyphase components in a predetermined order to generate a filtered output signal comprising an unconverted version of said input signal.

2 (Original). The upconverting circuit of Claim 1 wherein each filter utilizes the same functional relationship to generate said filtered polyphase components.

3 (Previously Presented). An upconverting circuit comprising:

a clock for defining a sequence of input polyphase cycles;

a polyphase component generator that provides  $N_p$  polyphase components at each input polyphase cycle, wherein  $N_p > 2$ ;

a memory that stores said polyphase components from at least one polyphase cycle prior to the current polyphase cycle;

a plurality of filters, each filter processing a plurality of said polyphase components stored in said memory to generate a filtered polyphase component corresponding to that filter; and

a multiplexer that outputs said filtered polyphase components in a predetermined order to generate a filtered output signal;

wherein said memory comprises a shift register.

4 (Original). The upconverting circuit of Claim 1 wherein said filters are finite impulse response filters.

5 (Previously Presented). An upconverting circuit comprising:

a clock for defining a sequence of input polyphase cycles;

a polyphase component generator that provides  $N_p$  polyphase components at each input polyphase cycle, wherein  $N_p > 2$ ;

a memory that stores said polyphase components from at least one polyphase cycle prior to the current polyphase cycle;

a plurality of filters, each filter processing a plurality of said polyphase components stored in said memory to generate a filtered polyphase component corresponding to that filter; and

a multiplexer that outputs said filtered polyphase components in a predetermined order to generate a filtered output signal;

wherein said filters generate a filtered polyphase component that depends on a non-linear combination of said polyphase components.

6 (Original). The upconverting circuit of Claim 1 wherein said polyphase component generator receives one pair of digital signals in each polyphase cycle.